Skip to main content

Embedded Multicore Systems: Design Challenges and Opportunities

  • Chapter
  • First Online:
Multiprocessor System-on-Chip

Abstract

Embedded systems have evolved into sophisticated on-chip collections of processor cores, on-demand acceleration, and input/output interfaces. These systems enable increased performance in terms of system throughput and better overall efficiency than ever before. Yet, this power comes at the cost of increased complexity for system designers as well as for system programmers. This chapter explores in depth the opportunities that multicore systems provide for the embedded application space, and the challenges associated with multicore systems design as well as several innovative approaches to dealing with those challenges.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Creeger, M., Multicore CPUs for the Masses. ACM Queue, 2005. 3(7): p. 63–64

    Article  Google Scholar 

  2. Donald, J., Martonosi, M., Techniques for Multicore Thermal Management: Classification and New Exploration. In 33rd International Symposium on Computer Architecture. 2006

    Google Scholar 

  3. Geer, D., Chip Makers Turn to Multicore Processors. IEEE Computer, 2005. 38(5): p. 11–13

    Google Scholar 

  4. Cisco. Hyperconnectivity and the Approaching Zetabyte Era. 2009 Available from: http://www.mycisco.biz/en/US/solutions/collateral/ns341/ns525/ns537/ns705/ns827/VNI_Hyperconnectivity_WP.html

  5. Bell, S., et al. TILE64 Processor: A 64-Core SoC with Mesh Interconnect. in International Solid-State Circuits Conference. 2008

    Google Scholar 

  6. Freescale Semiconductor, I. P4080 Product Summary Page. 2008 Available from: www.freescale.com/files/netcomm/doc/fact_sheet/QorIQ_P4080.pdf

  7. Intel. Next Generation Intel Architecture - Nehalem. 2008 Available from: http://www.intel.com/technology/architecture-silicon/next-gen/index.htm

  8. Pham, D.C., et al., Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor. IEEE Journal of Solid-State Circuits, 2006. 41(1): p. 179–196

    Article  Google Scholar 

  9. Holt, J., et al., Software Standards for the Multicore Era. IEEE Micro, 2009a. 29(3): p. 40–51

    Article  MathSciNet  Google Scholar 

  10. Dally, W., Towels, B., Principles and Practices of Interconnection Networks, Morgan Kaufman, CA. 2004

    Google Scholar 

  11. Diato, J., Yalamanchili, S., Ni, L., Interconnection Networks, Morgan Kaufmann, CA. 1993

    Google Scholar 

  12. Deshpande, S.R., Interconnections for Multi-core Systems; Embedded Systems Conference, April 2008

    Google Scholar 

  13. Holt, J., et al. System-level Performance Verification of Multicore Systems-on-Chip. in IEEE Workshop on Microprocessor Test and Verification. 2009b

    Google Scholar 

  14. Bridges, M.J., et al., Revisiting the Sequential Programming Model for Multi-core. IEEE Micro, 2008. 28(1): p. 12–20

    Article  MathSciNet  Google Scholar 

  15. Hwu, W.-m.W., Keutzer, K., Mattson, T.G., The Concurrency Challenge. IEEE Design and Test of Computers, 2008. 25(4): p. 312–320

    Article  Google Scholar 

  16. McCool, M.D., Scalable Programming Models for Massively Multicore Models. Proceedings of the IEEE, 2008. 96(5): p. 816–831

    Article  Google Scholar 

  17. The Khronos Group. Open Standards for Media Authoring and Acceleration. 2008 Available from: http://www.khronos.org/

  18. The Open Group. The Open Group Base Specifications Issue 6. 2008 Available from: http://www.opengroup.org/onlinepubs/009695399/

  19. OpenMP.org. The OpenMP API specification for parallel programming 2008 Available from: http://openmp.org/wp/

  20. The MPI Forum. MPI v2.1. 2008 Available from: http://www.mpi-forum.org/

  21. The Object Management Group. CORBA 3.1 Specification. 2008 Available from: http://www.omg.org/spec/CORBA/3.1/

  22. The Multicore Association. The Multicore Association Roadmap. 2008a Available from: http://www.multicore-association.org/home.php

  23. The Multicore Association. Multicore Communications API Specification V1.065. 2008b Available from: http://www.multicore-association.org/workgroup/comapi.php

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Dac Pham .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Pham, D., Holt, J., Deshpande, S. (2011). Embedded Multicore Systems: Design Challenges and Opportunities. In: Hübner, M., Becker, J. (eds) Multiprocessor System-on-Chip. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-6460-1_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-6460-1_9

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4419-6459-5

  • Online ISBN: 978-1-4419-6460-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics