Abstract
The paper describes the strategy adopted to implement on-line test procedures for a commercial microprocessor board used in an automated light-metro control system. Special care has been devoted to chose the most effective test strategy for memory elements, processors, and caches, while guaranteeing a minimum impact on the normal behavior of the whole system. Implementation of the described techniques will significantly improve the system ability to safely react to possible faults. This will be quantitatively determined in the subsequent dependability evaluation phase.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
P.H. Bardell, W.H. McAnney, J. Savir: Built-in Test for VLSI, John Wiley & Sons, 1987
D. Brahme, J.A. Abraham: Functional Testing of Microprocessors, IEEE Trans. on Computers, Vol. C-33, June 1984, pp. 475–485
P.M. Carter, B.R. Wilkins: Influences on Soft Error Rates in Static RAM's, IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 3, June 1987
J.A. Clark, D.K. Pradhan: Fault Injection: A Method for Validating Computer-System Dependability, IEEE Computer, June 1995, pp. 47–56
P. Camurati, P. Prinetto, M. Sonza Reorda, S. Barbagallo, A. Burri, D. Medina: Industrial BIST of embedded RAMS, IEEE Design and Test, Fall 1995, pp. 86–95
K. Godfrey, G. Lawton, MC68302 Confidence Test Software, AN469/D, Motorola Semiconductor Application Note, 1993
A.J. van de Goor: Testing Semiconductor Memories: Theory and Practice, John Wiley and Sons, 1991
GreenSpring Computers, IP-COMM302 User Manual, Menlo Park, CA (USA), 1994
IEEE, IEEE standard VHDL language reference manual, IEEE Computer Science Series, March 1988
G. Mongardi, Dependable Computing for Railway Control Systems, DCCA-3 Conf., Palermo (Italy), 1992
Motorola Inc., MVME162 Embedded Controller User's Manual — MVME162/D1, 1994
Motorola Inc., MVME162 Embedded Controller Programmer's Reference Manual — MVME162PG, 1994
Motorola Inc.: 162Bug™ Debugging Package User's Manual — MVME162BUG/D1A2, 1994
Motorola Inc.: Microprocessor and Memory Technology Group, Reliability and Quality Report, BR1100/D, Rev. 14
M. Nicolaidis: Transparent BIST for RAMS, Proc. Int. Test Conf., 1992, pp. 598–607
R. Nair, S.M. Thatte, J.A. Abraham: Efficient algorithms for testing semiconductors random access memories, IEEE Trans. on Computers, Vol. C-27, June 1978, pp. 572–576
J. Sosnowski: In system testing of cache memories, IEEE Int. Test Conf., 1995, pp. 384–393
A.J. van de Goor, T.J.W. Verhallen: Functional Testing of Current Microprocessors (applied to the Intel i860™), IEEE Int. Test Conf., 1992, pp. 684–695
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Corno, F. et al. (1996). On-line testing of an off-the-shelf microprocessor board for safety-critical applications. In: Hlawiczka, A., Silva, J.G., Simoncini, L. (eds) Dependable Computing — EDCC-2. EDCC 1996. Lecture Notes in Computer Science, vol 1150. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61772-8_38
Download citation
DOI: https://doi.org/10.1007/3-540-61772-8_38
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61772-3
Online ISBN: 978-3-540-70677-9
eBook Packages: Springer Book Archive