Abstract
In recent years, the technique of symbolic model checking has proven itself to be extremely useful in the verification of hardware. However, after almost a decade, the use of model checking techniques is still considered complicated, and is mostly practiced by experts. In this paper we address the question of how model checking techniques can be made more accessible to the hardware designer community. We introduce the concept of exploration through model checking, and demonstrate how, when differently tuned, the known techniques can be used to easily obtain interesting traces out of the model, rather than used for the discovery of hard-to-find bugs. We present a set of algorithms, which support the exploration flavor of model checking.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
N. Amla, E.A. Emerson, R.P. Kurshan, K.S. Namjoshi. Model Checking Synchronous Timing Diagrams. In Proc. 3 rd International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS 1954, pages 283–298, 2000.
J. Baumgartner, T. Heyman, V. Singhal, and A. Aziz. Model checking the IBM Gigahertz Processor. In Proc. 11 th International Conference on Computer Aided Verification (CAV), LNCS 1633, pages 72–83. Springer-Verlag, 1999.
J. Baumgartner, A. Tripp, A. Aziz, V. Singhal and F. Andersen. An Abstraction Algorithm for the Verification of Generalized C-slow Designs. In Proc. of 12 th International Conference on Computer Aided Verification (CAV), 2000, pp. 5–19.
I. Beer, S. Ben-David, C. Eisner, and A. Landver. RuleBase: an industry-oriented formal verification tool. In Proc. 33 rd Design Automation Conference (DAC), pages 655–660. Association for Computing Machinery, Inc., June 1996.
I. Beer, S. Ben-David, A. Landver, On-The-Fly Model Checking of RCTL Formulas. In Proc. of 10 th International Conference (CAV), 1998, pp. 184–194.
I. Beer, S. Ben-David, C. Eisner, D. Fisman, A. Gringauze, Y. Rodeh. The Temporal Logic Sugar. In Proc. of 13 th International Conference on Compute Aided verification (CAV), LNCS 2102, 2001, pp. 363–367.
S. Ben-David, A. Gringauze, B. Sterin, Y. Wolfsthal. Design Exploration Through Model Checking Technical Report H0097, IBM Haifa Research Laboratory.
R.E. Bryant, Graph-based algorithms for boolean function manipulation, In IEEE Transactions on Computers, C-35(8), 1986.
F. Copty, A. Irron, O. Weissberg, N. Kropp, G. Kamhi. Efficient Debugging in a Formal Verification Environment In Proc. Correct Hardware Design and Verification Methods (CHARME), LNCS 2144, page 275–292, 2001.
G.F. De Palma, A.B. Glaser, R.P. Kurshan, G.R. Wesley, Apparatus for defining Properties in Finite-State Machines. US Patent 6,966,516, October 1999.
Á. Eiríksson. The formal design of 1M-gate ASICs. In Second International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS 1522, pages 49–63. Springer-Verlag, 1998.
C. Eisner, R. Hoover, W. Nation, K. Nelson, I. Shitsevalov, and K. Valk. A methodology for formal design of hardware control with application to cache coherence protocols. In Proc. 37 th Design Automation Conference (DAC), pages 724–729. Association for Computing Machinery, Inc., June 2000.
K. Fisler Timing Diagrams: Formalization and Formal Verification, In Journal of Logic, Language and Information 8(3), 1999.
A. Goel and W. Lee. Formal verification of an IBM Coreconnect Processor Local Bus arbiter core. In Proc. 37 th Design Automation Conference (DAC), pages 196–200. Association for Computing Machinery, Inc., June 2000.
E. Gunter and D. Peled. Temporal Debugging for Concurrent Systems. To appear in TACAS 2002
H. Hardin, Z. Har’El, R.P. Kurshan. COSPAN. In Proc. of 8 th International Conference on Computer Aided Verification (CAV), LNCS 1102, 1996, pp. 423–427.
P. Interest PCI Local Bus Specification, PCI Special Interest group, PCI Local Bus Specification, Revision 2.2, December 1995.
D. Long. Model Checking, Abstraction and Compositional Verification. Ph.D. Thesis, CMU, 1993.
K.L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
K.L. McMillan. A Methodology for Hardware Verification using Compositional Model-Checking. In Science of Computer Programming, 37(1–3):278–309 (2000)
K. Ravi, F. Somenzi. Hints to Accelerate Symbolic Traversal. In Proc of CHARME, 1999, pp. 250–264.
I. SM and T. Association. InfiniBand Architecture Specification. InfiniBand(SM) Trade Association, InfiniBand Architecture Specification, Release 1.0 October 2000. Available from: http://www.infinibandta.org.
B.D. Winters, A.J. Hu. Source-Level Transformations for Improved Formal Verification. In IEEE International Conference on Computer Design, 2000.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Barner, S., Ben-David, S., Gringauze, A., Sterin, B., Wolfsthal, Y. (2002). An Algorithmic Approach to Design Exploration. In: Eriksson, LH., Lindsay, P.A. (eds) FME 2002:Formal Methods—Getting IT Right. FME 2002. Lecture Notes in Computer Science, vol 2391. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45614-7_9
Download citation
DOI: https://doi.org/10.1007/3-540-45614-7_9
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43928-8
Online ISBN: 978-3-540-45614-8
eBook Packages: Springer Book Archive