Skip to main content

Design and Analysis of Low Power Image Filters Toward Defect-Resilient Embedded Memories for Multimedia SoCs

  • Conference paper
Advances in Computer Systems Architecture (ACSAC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4186))

Included in the following conference series:

Abstract

In the foreseeable future, System-on-Chip design will suffer from the problem of low yield especially in embedded memories. This can be a critical problem in a multimedia application like H.264 since it needs a huge amount of embedded memory. Existing approaches to solve this problem are not feasible given the higher memory defect density rates in technologies below 90 nm. In this paper, we present a new defect-resilience technique which employs the directional image filter in order to recover data from corrupted embedded memory. According to the analysis based on simulation the proposed filter can greatly improve the visual quality of the defected H.264 video streams with errors in data memory reaching up to 1.0% memory BER (Bit Error Rate) with lower power consumption relative to conventional median filter. Therefore, the proposed method can be a good solution to overcome the problem of low yield in multimedia SoC memory without suffering from additional redundant memory overhead.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Shoukourian, S., Vardanian, V., Zorian, Y.: SoC yield optimization via an embedded-memory test and repair infrastructure. IEEE Design & Test of Computers 21(3), 200–207 (2004)

    Article  Google Scholar 

  2. Zorian, Y., Shoukourian, S.: Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield. IEEE Design and Test of Computers 20(3), 58–66 (2003)

    Article  Google Scholar 

  3. Gupta, T., Jayatissa, A.H.: Recent advances in nanotechnology: key issues & potential problem areas. In: Proceedings of IEEE Conference on Nanotechnology, vol. 2, pp. 469–472 (2003)

    Google Scholar 

  4. Li, J.F., Huang, R.-F., Wu, C.-W.: A Built-In Self-Repair Design for RAMs with 2-D Redundancy. In: Proceedings of ITC International Test Conference, pp. 393–402 (2003)

    Google Scholar 

  5. Anghel, L., Achouri, N., Nicolaidis, M.: Evaluation of Memory Built-in Self Repair Techniques for High Defect Density Technologies. In: Proc. 10th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC 2004), pp. 315–320 (2004)

    Google Scholar 

  6. Prihar, S., et al.: A High Density 0.10um CMOS Technology Using Low-L Dielectric and Copper Interconnect. In: Proc. of IEDM (2002)

    Google Scholar 

  7. Kurdahi, F.J., Eltawil, A.M., Park, Y.-H., Kanj, R.N., Nassif, S.R.: System-Level SRAM Yield Enhancement. In: Proceedings of the 7th International Symposium on Quality Electronic Design (ISQED 2006), pp. 179–184 (2006)

    Google Scholar 

  8. Pagiamtzis, K., Sheikholeslami, A.: Contents-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey. IEEE journal of Solid-State Circuits 41(3) (March 2006)

    Google Scholar 

  9. Hamdioui, S., Gaydadjiev, G., Goor, A.J.: The State-of-art and Future Trends in Testing Embedded Memories. In: Records of the 2004 International Workshop on Memory Technology, Design and Testing (MTDT 2004), pp. 54–59 (2004)

    Google Scholar 

  10. Digital Image Processing, Gonzalez & Woods. Prentice Hall (2002)

    Google Scholar 

  11. Jung, K.-H., Lee, C.W.: Projection-based error resilience technique for digital HDTV. In: Proc. HDTV Workshop, Torino, Italy, pp. 8.A.2.1–8.A.2.9 (October 1994)

    Google Scholar 

  12. http://focus.ti.com/dsp/docs/dspsupport.tsp?sectionId=3

  13. http://www-s.ti.com/sc/psheets/spra972/spra972.zip

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yi, K., Jung, K.H., Cheng, SY., Park, YH., Kurdahi, F., Eltawil, A. (2006). Design and Analysis of Low Power Image Filters Toward Defect-Resilient Embedded Memories for Multimedia SoCs. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_24

Download citation

  • DOI: https://doi.org/10.1007/11859802_24

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40056-1

  • Online ISBN: 978-3-540-40058-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics