Skip to main content

An FPGA Implementation of CCM Mode Using AES

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3935))

Abstract

Due to the exponential growth of wireless and mobile applications, security has become a paramount design aspect. New techniques have been proposed for replacing the broken Wired Equivalent Privacy (WEP) protocol, which arguably is the most widely security tool used up to now in wireless environments. Under this scenario, AES in CCM (Counter with CBC-MAC) mode has been included in the IEEE 802.11i wireless standard as a promising alternative to the compromised WEP protocol. In this contribution, we present an FPGA implementation of the CCM mode of operation using AES as its block cipher. Our design achieves a throughput of 1.05 Gbits/Sec with reasonable area requirements.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Adam, S., Ioannidis, J., Rubin, A.D.: Using the Fluhrer, Mantin, and Shamir Attack to Break WEP. Technical report, ATT Labs TD-4ZCPZZ (August 2001), Available at: http://www.cs.rice.edu/~astubble/wep

  2. Doug Whiting, Russ Housley, Niels Ferguson. Counter with CBC-MAC (CCM). In: Submission to NIST (2002)

    Google Scholar 

  3. Rodriguez-Henriquez, F., Saqib, N.A., Diaz-Perez, A.D.: 4.2 Gbit/s Single-Chip FPGA Implementation of AES Algorithm. IEE Electronic Letters 39(15), 1115–1116 (2003)

    Article  Google Scholar 

  4. Daemen, J., Rijmen, V.: The Design of Rijndael: AES The Advanced Encryption Standard, 1st edn. Springer, Heidelberg (2002)

    Book  MATH  Google Scholar 

  5. Charot, F., Yahya, E., Wagner, C.: Efficient Modular-Pipelined AES Implementation in Counter Mode on ALTERA FPGA. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 282–291. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  6. Weaver, N., Wawrzynek, J.: High Performance, Compact AES implementations in Xilinx FPGAs. Technical report, U.C. Berkeley BRASS group (2002), available at: http://www.cs.berkeley.edu/~nnweaver/sfra/rijndael.pdf

  7. Labbé, A., Pérez, A.: AES Implementations on FPGA: Time Flexibility Tradeoff

    Google Scholar 

  8. Saggese, G.P., Mazzeo, A., Mazzocca, N., Strollo, A.G.M.: An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 292–302. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  9. Chodowiec, P., Gaj, K.: Very Compact FPGA Implementation of the AES Algorithm. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 319–333. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  10. Standaert, F.-X., Rouvroy, G., Quisquart, J.-J., Legat, J.-D.: Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 334–350. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  11. Gaj, K., Chodowiec, P.: Comparison of the hardware performance of the AES candidates using reconfigurable hardware. In: The Third AES Candidate Conference, New York (2000)

    Google Scholar 

  12. Amphion Semiconductor, CS5210-40: High Performance AES Encryption Cores (2003), available at: http://www.amphion.com/cs5210.html

  13. Segredo, A., Zabala, E., Bello, G.: Diseńo de un procesador criptográfico Rijndael en FPGA. In: X Workshop IBERCHIP, pp. 64–65 (2004)

    Google Scholar 

  14. Jácome-Calderon, G., Velasco-Medina, J., Hernández, J.L.: Implementación en Hardware del algoritmo Rijndael (in Spanish). In: X Workshop IBERCHIP, pp. 113–114 (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

López-Trejo, E., Rodríguez-Henríquez, F., Díaz-Pérez, A. (2006). An FPGA Implementation of CCM Mode Using AES. In: Won, D.H., Kim, S. (eds) Information Security and Cryptology - ICISC 2005. ICISC 2005. Lecture Notes in Computer Science, vol 3935. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11734727_26

Download citation

  • DOI: https://doi.org/10.1007/11734727_26

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-33354-8

  • Online ISBN: 978-3-540-33355-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics