Abstract
This paper presents how a ARM7 was designed by repeated adding group-instructions and the system was verified in a self-developed FPGA board. This ARM7 was then connected with a CMOS image capturing and processing unit (IPU) implemented in other FPGA board. ARM7 now become a microcontroller for this IPU. IPU integrates image capturing, convolution and sorting in FPGA to perform 3-stage pipelined operations to seed up system operations. Convolution and sorting help further filter out the Fixed Patten Noise (FPN) and dark current noise in CMOS image sensor and result in better image qualities. The FPGA board with ARM7 and IPU could be used for teaching CPU design, controller design and a system-on –chip (SoC) design since all circuits are in a single FPGA chip.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Furber, S.: ARM System-on-Chip Architecture, 2nd edn. Addison-Wesley, Maidstone (2000)
Seal, D.: ARM Architectural Reference Manual, 2nd edn. Addison Wesley, Reading (2000)
Chang, C.J., Tsai, C.A.: Using XILINX for Computer Architecture Laboratory. In: Engineering Education for the 21st century, Conference Proceedings, Sheffield, England, April 17-20, pp. 31–34 (2000)
Djordjevic, J., MilenKovic, A.: An Integrated Environment for Teaching Computer Architecture. In: IEEE-MICRO, May-June 2000, pp. 66–74 (2000)
Huang, Z.-Y.: FPGA Platform for Capturing and Filtering CMOS Image Sensor. Master thesis, National Taiwan Normal University (2004)
Crookes, D., Benkrid, K., Bouridane, A., Alotaibi, K., Benkrid, A.: Design and implementation of a high level programming environment for FPGA-based image processing. In: IEE Proceedings on Vision, Image and Signal Processing, August 2000, vol. 147(4), pp. 377–384 (2000)
Benkrid, K., Crookes, D., Benkrid, A.: Towards a general framework for FPGA based image processing using hardware skeleton. Parallel Computing 28(7-8), 1141–1154 (2002)
Maheshwari, R., Rao, S.S.S.P., Poonacha, P.G.: FPGA implementation of median filter. In: Tenth International Conference on VLSI Design, June 1997, pp. 523–524 (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chang, CJ., Wu, WT., Su, HC., Huang, ZY., Li, HY. (2005). ARM Based Microcontroller for Image Capturing in FPGA Design. In: Bebis, G., Boyle, R., Koracin, D., Parvin, B. (eds) Advances in Visual Computing. ISVC 2005. Lecture Notes in Computer Science, vol 3804. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11595755_84
Download citation
DOI: https://doi.org/10.1007/11595755_84
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30750-1
Online ISBN: 978-3-540-32284-9
eBook Packages: Computer ScienceComputer Science (R0)