Regular Article
Architectural Improvements for a Data-Driven VLSI Processing Array

https://doi.org/10.1006/jpdc.1993.1114Get rights and content

Abstract

In this work we explore three modifications to the architecture of a Data-Driven VLSI array of processors, previously introduced in Koren et al. (IEEE Computer21, 10 (Oct. 1988), 30-43). These modifications are geared toward improving the array utilization, as well as the performance of the mapped algorithms. The first modification considered increases the internal parallelism present in each array processing element, allowing it to simultaneously execute two instructions. A second modification improves the connectivity between processing elements by adding wires and switches between these elements. The third modification creates blocks of processing elements, featuring tighter coupling and faster communication, to take advantage of algorithm locality. Each change is evaluated by asserting its impact on the mapping of algorithms onto the modified array.

References (0)

Cited by (5)

  • Efficient run-time program allocation on a parallel coprocessor

    1995, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
  • Fault-tolerant mapping onto VLSI/WSI processor arrays

    1994, Conference Proceedings of the EUROMICRO
View full text